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    In this paper, we introduce current status of research and development for silicon-based spin metal-oxide-
semiconductor field-effect transistors (Si spin-MOSFETs) on the basis of electrical spin injection, spin transport, and 
spin detection in Si-based lateral spin-valve devices. First, it is important for understanding the spin transport in Si 
to obtain reliably large spin signals for analyses. By using n+-Si spin-transport layers with a small cross-sectional area 
of ~0.3 μm2, we can observe 50-fold the magnitude of four-terminal nonlocal (NL) magnetoresistance signals and NL 
Hanle signals at room temperature in previous works. Next, by analyzing these spin signals, we can reliably estimate 
the spin diffusion length and spin relaxation time of n+-Si at room temperature. Also, we clarify that the inter-valley 
spin-flip scattering is one of the dominant spin relaxation mechanisms in n+-Si at room temperature. Furthermore, we 
find the crystal orientation effect on spin injection/detection efficiency in n+-Si and discuss the possible origins. Finally, 
we demonstrate a room-temperature MR ratio of 0.06%, twice as large as that in the previous work. 
 





  Spintronics devices typified by hard disc drive (HDD) 
heads and magnetic random access memories (MRAMs) 
contribute a lot to the storage and memory industry. 
From now on, spintronic technologies are expected to 
contribute to the future semiconductor industry. Silicon-
based spin metal-oxide-semiconductor field-effect 
transistors (Si spin-MOSFETs) 1,2) are one of the key 
spintronics devices for a new logic-in-memory 
architecture by employing the spin degree of freedom of 
electrons.2,3)  
  Fig. 1 shows the schematic diagram of a Si spin-
MOSFET. This basic concept was proposed by Sugahara 
and Tanaka in 2004.1,3) The general structure of the Si 
spin-MOSFET consists of a Si-MOSFET and 
ferromagnetic source (SO) and drain (DR) electrodes. The 
most important technology is the electrical spin injection 
and detection at SO and DR electrodes, respectively, 
through the spin transport in a Si channel layer. When 
the magnetization direction between SO/DR electrodes 
forms the parallel state, the current-voltage 
characteristics of the standard MOSFETs can usually be 
observed. On the other hand, when the magnetization 
direction between SO/DR electrodes forms the 
antiparallel state, the electrical resistance can be 
changed by depending on the spin-dependent transport 
in the Si spin-transport channel. This mechanism is 
available to utilize the magnetization state of SO/DR 
electrode as an enabler for bit information.1-3) Namely, 
because of the integration of the two functionalities, 
nonvolatile memory and logic element, the Si spin-
MOSFET is an innovative device for future 
semiconductor industry. It should be noted that, since the 
spin diffusion length of Si is relatively long (~2 µm),4) it 
is possible to combine the Si spin-MOSFETs with 
integrated circuits. 
  As one of the most effective possible applications of Si 
spin-MOSFETs, we focus on a reconfigurable logic 
device.5) A numerical benchmark for an island-style field 
programmable gate array (spin FPGA) using Si spin-
MOSFETs has been reported by improving standard 
benchmark tools.5) If the room-temperature operation of 
the Si spin-MOSFET with a high magnetoresistance 
(MR) ratio of ~100% is realized, the chip area in the spin 
FPGA can be significantly reduced, leading to the high 
speed and low-power-consumption operation.2,5) Thus, it 
is important for the useful Si spin-MOSFETs to obtain a 
high MR ratio of ~100%.2,5) The value of the MR ratio can 
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Fig. 1  (Color online) Schematic diagram of a Si spin-
MOSFET with metallic source (SO) and drain (DR) 
structures, where the SO/DR materials are 
ferromagnets.  
where RAP and RP are the resistances between SO and 
DR electrodes under the antiparallel and parallel states, 
resistively. From the one-dimensional diffusion model 
proposed by A. Fert et al. 6) and F. J. Jedema et al. 7), Eq. 
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where P is the interface spin polarization of the spin 
injector and detector contacts, rb is the interface 
resistances between the ferromagnetic electrodes and the 
used Si layer, rFM and rSi are the spin resistance of the 
ferromagnetic electrode and the used Si channel layer, 
respectively. d is the distance between ferromagnetic 
electrodes, and β is the bulk spin polarization of the 
ferromagnet. λSi ( = �𝐷𝐷𝜏𝜏Si  , where D and τSi are the 
diffusion constant and the spin lifetime, respectively) is 
the spin diffusion length in the used Si channel layer. 
From Eq. (2), we should consider that the MR ratio is 
influenced by several unknown parameters. If Si spin-
MOSFETs with a MR ratio of ~100% were considered 
based on Eq. (2), we can understand that it is essential to 
decrease d, to enhance P, and to reduce rb. 
  In this review, we introduce our recent progress of the 
research and development for Si spin-MOSFETs on the 
basis of electrical spin injection, spin transport, and spin 
detection in Si-based LSV devices. First, we show a 
reliable detection of room-temperature spin transport in 
Si by fabricating fine-pitch devices with a small cross-
sectional area of ~0.3 μm2. By analyzing the obtained 
data, reliable room-temperature spin diffusion length 
and spin lifetime in n+-Si can be estimated. Next, 
considering the temperature dependence of the spin 
diffusion length and spin lifetime, we can also regard the 
spin relaxation mechanism in n+-Si as a consequence of 
impurity- and phonon-induced inter-valley spin-flip 
scattering in the conduction band valleys. Furthermore, 
we find the crystal orientation effect on spin 
injection/detection efficiency in Si-based LSV devices. By 
combining these results, we can observe the highest MR 
ratio of 0.06% at room temperature. Finally, as future 
prospects in Si spin-MOSFETs, we propose several plans 




2. Current status   
  
2.1 Spin injection and detection in Si  
  Since the observation of room-temperature spin 
accumulation signals in Si 8), lots of studies of three-
terminal and four-terminal NL Hanle measurements in 
Si-based devices have been reported.8-32) So far, the value 
of P estimated from the simple models has been discussed 
for Si spin-MOSFETs. Recent studies on Ge-based LSV 
devices 33-34) have reported that the value of P is almost 
the same value as the spin injection/detection efficiency 
estimated from NL spin transport measurements. Thus, 
the spin injection/detection efficiency obtained by the 
previous three-terminal and four-terminal NL Hanle 
measurements can roughly be regarded as the value of P. 
Fig. 2 shows the trend in the reported values of P for Si-
based devices.22-31) We find that relatively high P values 
have been reported year by year by using 
ferromagnet/MgO tunnel barrier contacts. On the other 
hand, the reported MR ratios measured by local two-
terminal measurements were quite small less than 0.01% 
at room temperature,15, 22, 24, 30, 32) largely inconsistent 
with the expected values from Eq. (2). This means that it 
is difficult to rationalize the improvement of reported P 
values in Fig. 2. At this stage, the precise origin of the 
above discrepancy in Si-based devices is still unclear. To 
precisely discuss the value of P as much as possible, we 
firstly use the small sized LSV devices for detecting 
reliable spin signals at room temperature. 
  Fig. 3 shows a typical structure of a schematic LSV 
device fabricated here. A channel layer consists of a Si 
(~70 nm) on insulator (SOI) for confining the spin 
transport region to the SOI layer. When the 
magnetization states of ferromagnetic electrodes (FM1 
and FM2) can be modulated by applying external 
magnetic fields, the NL and local spin transport signals 
corresponding to the magnetization state can be observed. 
For this reason, the width of each FM electrode (WFM1 or 
WFM2) is generally designed to be much shorter than the 
length of channel width (LCH). However, the long length 
of the FM electrode may cause the suppression of the 
Fig. 2  (Color online) Trend in the reported spin 
injection/detection efficiency (P) for Si-based devices.  
magnitude of spin signals due to the large variation of 
the spin transport length in the Si channel region. As a 
result, the analytical data may include relatively large 
errors compared to the actual  values, as indicated in 
Fig. 2. Thus, as mentioned above, we fabricated fine LSV 
devices with a small cross-sectional area of 0.305 µm2 by 
employing a short length of LCH (~7.0 µm) in the n+-Si 
layer.35) Here, we adopted CoFe and MgO as the 
ferromagnet and the tunnel barrier materials, 
respectively, because we have observed spin signals in 
n+-Si by using CoFe/MgO contacts in previous 
studies.12,23) In theory, Fert et al. have reported that 
thinned and fine-pitch channels in semiconductor-based 
LSV devices can enhance the spin signals due to the 
increase of the spin accumulation in semiconductors.6,36) 
To obtain reliable values of spin signals, the use of the 
fine LSV devices is meaningful. 
  Fig. 4(a) shows a top-view optical micrograph of a 
fabricated fine LSV device. The detailed fabrication 
processes were reported elsewhere 35). By using the NL 
terminal configuration [see Fig. 4(a)], electrical 
measurements were carried out using a conventional dc-
bias technique at various temperatures. External 
magnetic fields, By and Bz, were applied to the directions 
along the in-plane and out-of-plane, respectively, for the 
LSV devices. Fig. 4(b) shows a representative four-
terminal NL magnetoresistance signal (∆RNL = ∆VNL/I) at 
a bias current of −1.0 mA at 303 K, where d = 1.75 μm. 
We can clearly see a spin-valve-like signal at room 
temperature. Four-terminal NL Hanle signals for the 
same device at 303 K are also shown in the inset of Fig. 
4(b), which shows evidence for reliable spin transport in 
n+-Si. It should be noted that |∆RNL| in Fig. 4(b) reaches 
65 mΩ, which is approximately 50-fold the value given in 
Ref. 9). Therefore, we can estimate reliable room-
temperature spin diffusion length and spin lifetime in n+-
Si by analyzing these reliable spin signals. 
 
2.2 Spin diffusion length and spin lifetime in n+-Si  













where Pinj and Pdet are spin polarizations of the electrons 
in Si created by the spin injector and detector, 
respectively. SN is the cross-sectional area (0.305 μm2) of 
the n+-Si layer. We examined the dependence of |∆RNL| 
on d at 303 K in Fig. 5 35). Since |∆RNL| is much larger 
than that in previous work 8), we can observe spin signals 
for the LSV device with d = 3.75 μm (see inset of Fig. 5) 
and an exponential decay of |∆RNL| with an increase in 
d is seen. Using Eq. (3), we extract the room-temperature 
λSi of ~0.95 μm. We also extracted λSi (= �𝐷𝐷𝜏𝜏Si) from the 
fitting of the NL Hanle-effect curves based on the one-
dimensional spin drift diffusion model 6-7). The solid 
curves in the inset of Fig. 4(b) show representative 
results of the fitting to Eq. (3) of Ref. 7). As a result, the 
τSi and D values at 303 K for the n+-Si layer are estimated 
to be 0.7 ns and 20 cm2/s 35), respectively, leading to a λSi 
of 1.2 μm at 303 K, also consistent with the above 
framework. 
  Here, we summarize the reported values of λSi and τSi 
Fig. 3  (Color online) Schematic of a typical lateral 
spin-valve (LSV) device, consisting of two 
ferromagnetic electrodes (FM1 and FM2) and two 
nonmagnetic electrodes (O1 and O2). BOX means a 
buried oxide layer such as SiO2.  
 
Fig. 4  (Color online) (a) Optical micrograph of a 
fabricated n+-Si–based LSV device. (b) A representative 
four-terminal nonlocal (NL) magnetoresistance curve at 
303 K. The inset shows four-terminal NL Hanle-effect 
curves for the parallel and antiparallel magnetization 
configurations at 303 K. The solid curves are the results 
of fitting to Eq. (2) in Ref. 7). Reprinted figure with 
permission from 35). Copyright (2016) by the American 
Physical Society.  
for n+-Si with various carrier concentrations and 
measurement temperatures in Table 19,17-21,29-30,35). There 
are only four experimental reports for the λSi and τSi 
values at room temperature. In general, to estimate the 
λSi and τSi values by measuring four-terminal NL 
magnetoresistance signals, accurate micro-fabrication 
processes for LSV devices with various d are necessary. 
If the fabricated LSV de vices have some fluctuation of 
the contact size and electrical characteristics, they can 
cause the scattering of the values of |∆RNL| for large LSV 
devices. Our estimated λSi values are relatively 
consistent with other reports in Table 1. However, we can 
find that the τSi values are largely different from those in 
Table 1. Therefore, it is important for discuss the spin 
relaxation mechanism in n+-Si to use the small sized LSV 
devices showing large spin signals at room temperature. 
 
2.3 Spin relaxation mechanism in n+-Si 
  The spin relaxation in undoped Si has so far been 
discussed in terms of the Elliott-Yafet mechanism 
including the conduction-band valley anisotropy.39-43) 
Recently, Dery and co-workers reexamined the Elliott-
Yafet mechanism in multivalley semiconductors. 
Consequently, they predicted the detailed spin relaxation 
due to electron-phonon interactions in the multivalley 
conduction band in Si.41-42) In addition, they also 
suggested donor-driven spin relaxation for doped Si.44) 
This means that the conduction band dominated by the 
multivalley nature causes short-range spin-flip 
scattering due to the central-cell potential of impurities 
doped in Si. In the following, we simply comment on the 
temperature dependence of τSi in terms of these theories 
41-42,44). 
  For all the small sized LSV devices, we measured the 
dependence of |∆RNL| on d at various temperatures, and 
then λSi as a function of temperature was obtained. Using 
the relation, 𝜆𝜆Si = �𝐷𝐷𝜏𝜏Si , we can simply calculate the 
value of 𝜏𝜏Si. Here, we measured temperature-dependent 
channel mobility (µ) by using the Hall-bar device of the 
used n+-Si layer (the inset of Fig. 6) and estimated the D 
values from the following equation 45): 
 







Fig. 5  (Color online) d dependence of |∆RNL| at 303 K. 
The dashed line shows the results of fitting to Eq. (3). 
The inset is the four-terminal NL magnetoresistance 
curve at 303 K for a device with d = 3.75 μm. Reprinted 
figure with permission from 35). Copyright (2016) by the 
American Physical Society. 
Table 1  (Color online) λSi and τSi in n+-Si estimated using various methods. NL and 4TH mean four-terminal 
nonlocal magnetoresistance and four-terminal nonlocal Hanle measurements, respectively. FM means the material 
of used ferromagnetic electrode. WCH means the width of the FM electrode. 
where 𝑘𝑘B is Boltzmann’s constant, T is the temperature, 
𝑞𝑞  is electron’s charge, and 𝐹𝐹𝑛𝑛(𝜉𝜉) is the Fermi-Dirac 
integral:𝐹𝐹𝑛𝑛(𝜉𝜉) = ∫ 𝑥𝑥𝑛𝑛 [exp(𝑥𝑥 − 𝜉𝜉) + 1]−1𝑑𝑑𝑥𝑥.
∞
0 The obtained 
temperature dependence of 𝜏𝜏Si is shown as solid symbols 
in Fig. 6. It should be noted that 𝜏𝜏Si  is ~16 ns at low 
temperatures and is largely suppressed to ~2.1 ns with 
increasing temperature, implying the presence of strong 
temperature dependence. By considering Eqs. (2)–(5) in 
Ref. 35), we can fit the experimental data (see gray 
dashed curve). From the theories proposed by Dery and 
co-workers 41-42,44), the spin relaxation mechanism in n+-
Si is dominated by the impurity-induced spin scattering 
at low temperatures (T < 50 K) and the phonon-induced 
intervalley spin-flip scattering above 50 K,35) respectively. 
We note that the temperature dependence of µ, shown in 
the inset of Fig. 6, also indicates the presence of the 
strong phonon-induced carrier scattering above 50 K. 
Therefore, we should regard the temperature-dependent 
µ for n+-Si as an important factor for understanding the 
spin relaxation mechanism in n+-Si. 
 
2.4 Crystal orientation effect on spin 
injection/detection efficiency in n+-Si 
The crystal orientation effect on the spin injection in 
semiconductors has been discovered in (Ga,Mn)As/GaAs 
LSV devices.46) That is, for epitaxial ferromagnetic 
(Ga,Mn)As electrodes, it is well known that there is the 
tunneling anisotropic spin polarization depending on the 
crystal orientation of GaAs.46) After that, using three-
terminal Hanle-effect measurements, similar 
phenomena for various ferromagnetic metal electrodes 
have been observed in Si.47-48) According to the previous 
works on Si 47-48), the anisotropy of the tunneling spin 
polarization is attributed to the magnetization direction 
of ferromagnetic electrodes relative to the crystal 
orientation of Si. 
  Here, we also investigated the effect of crystal 
orientation on the pure spin current transport in Si-LSV 
devices with epitaxially grown CoFe/MgO tunnel 
electrodes. When the crystal orientation of the spin-
transport channel in LSV devices is changed from <110>, 
which is a conventional cleavage direction 35), to <100>, 
the magnitude of the spin signals is always enhanced at 
various conditions, as shown in Fig. 7. From the analyses 
based on the one-dimensional spin diffusion model, we 
revealed that the spin-diffusion length and spin lifetime 
between Si<100> and Si<110> LSV devices are 
comparable, while the spin injection/detection efficiency 
in Si<100> LSV devices is evidently larger than that in 
Si<110> ones. This study clarified that it is important for 
Si-based spintronic applications to consider the crystal 
orientation effect. 
  We infer that there are two possible origins of the 
difference in the spin injection/detection efficiency 
between Si<100> and Si<110> LSV devices.49) One is the 
presence of the tunneling anisotropic spin polarization, 
being due to the magnetization direction of the 
ferromagnetic electrodes relative to the crystal 
orientation of semiconductors 46-48), discovered in 
(Ga,Mn)As/GaAs LSV devices.46) Although the origin of 
the presence of the tunneling anisotropic spin 
polarization has not been discussed in detail 46-48), the 
magnetization direction of ferromagnetic electrodes 
relative to the crystal axis in between Si<100> and 
Si<110> LSV devices should also be considered. The 
other is the crystallographic effect of the conduction band 
valleys in Si. Fig. 8(c) illustrates the conduction-band 
valley positions in the k-space in Si; six valleys are 
located close to the X point along <100>. On the basis of 
the calculation with a full-orbital tight-binding model, 
similar to those in previous reports 50-51), we can roughly 
obtain the spin-resolved tunnel current I↓ and I↓ for a 
ferromagnet (FM)/MgO/Si junction.49) Figs. 8(a) and (b) 
show the momentum-resolved I for spin-up (↑) and spin-
down (↓), respectively. Not only the component of I 
around the Γ point but also that around the X point can 
be seen evidently in both spin states because the six 
conduction-band valleys are located close to the X point 
along <100> in the k-space in Si. That is, the tunneling 
spin polarization (TSP) in the FM/MgO/Si junctions can 
Fig. 7  (Color online) Four-terminal NL 
magnetoresistance curves at 50 K for (a) Si<100> and (b) 
Si<110> LSV devices. © IOP Publishing. Reproduced 
with permission. All rights reserved. 
Fig. 6  (Color online) Temperature dependence of τSi in 
the n+-Si layer used, together with the theoretical fitting 
curve (gray dashed curve) based on Eqs. (2)–(5) in Ref. 
35). The inset shows the temperature dependence of μ in 
the n+-Si layer used. Reprinted figure with permission 
from 35). Copyright (2016) by the American Physical 
Society. 
be affected by the X-point component in the electrical 
spin injection and detection. Fig. 8(d) presents the 
calculated TSP as a function of bias voltage applied to the 
CoFe/MgO/Si junction. Here the negative bias voltage 
means the condition of the spin injection from CoFe/MgO 
contacts into Si. The magnitude of TSP is governed by the 
Γ-point component in all the calculated bias conditions, 
but the bias-dependent behavior is evidently affected by 
the X-point one. From these considerations, we can 
expect that the conduction band valleys in Si contribute 
to the anisotropy of the electrical spin injection and 
detection through the FM/MgO/Si junctions. For 
enhancing the MR ratio in Si spin-MOSFETs, it is 
important to consider the magnetization direction of the 




2.5 Magnetoresistance at room temperature in 
Si<100> devices 
As described in Introduction, a large MR ratio of 
~100% is required for Si spin-MOSFET applications. 
Finally, we discuss the two-terminal local signals 
(∆RLocal) for t wo kinds of LSV devices consisting of the 
Si<100> or Si<110> spin-transport channel with a small 
size (0.305 μm2) cross section. Fig. 9 shows a room-
temperature local spin signal for a Si<100> LSV device 
[(a)], together with that for a Si<110> one [(b)]. Relatively 
large values of ∆RLocal can reproducibly be observed for 
Si<100> LSV devices compared to those for Si<110> ones. 
The maximum MR ratio is 0.06% at room temperature.52) 
It should be noted that this value is twice as large as that 
in the previous work 32). We suggest that, for Si spin-
MOSFETs with the large MR ratio, it is important to 
consider the crystal orientation effect described in section 
2.4. 
 
3. Future prospects for Si spin-MOSFETs 
  
  Although we have improved the MR ratio in Si-based 
LSV devices up to 0.06% at room temperature, there is 
still an enormous gap between the target value (100%) 
and the current value (0.06%) unfortunately. As one of 
the reasons, we consider that the phonon-induced spin 
scattering in n+-Si influences, as discussed in section 2.3. 
Since the contribution of the phonon-induced intervalley 
spin-flip scattering was dominant as the spin relaxation 
in n+-Si, we should utilize a strained-Si, which can lift the 
valley degeneracy of the conduction band 53-54), as a spin-
transport channel to suppress the phonon-induced 
intervalley spin-flip scattering at room temperature. 
  In our opinion, the enhancement of spin 
injection/detection efficiency of the spin injector and 
detector electrodes is the most important for obtaining 
large MR ratios. As mentioned in section 2.1, the values 
of P have been scattered from device to device because of 
large sized LSV devices. In this study, we used small 
sized LSV devices and obtained values of P < 0.2, 
estimated from NL measurements. With respect to this, 
we will use highly ordered ferromagnetic Heusler alloys 
as ferromagnetic electrodes to obtain large spin 
polarization, as reported in previous works 55-56). 
Although we have so far fabricated Co2FeSi/MgO/Si LSV 
devices and observed the spin signals even at room 
temperature 19), the MR ratio has been still small less 
than 0.01%. Because of the large lattice mismatch 
between Co2FeSi and MgO (~5%), the highly ordered 
Fig. 8  (Color online) Momentum-resolved tunnel 
current I for (a) spin-up (↑) and (b) spin-down (↓). (c) 
Schematic diagram of Brillouin zone of bulk Si. (d) 
Calculated tunneling spin polarization (TSP) as a 
function of bias voltage. © IOP Publishing. Reproduced 
with permission. All rights reserved. 
Fig. 9  (Color online) Two-terminal local-MR signals for 
(a) Si<100> and (b) Si<110> LSV devices at +0.5 mA 
(Vbias = 2.3 V) at room temperature. © [2018] IEEE. 
Reprinted, with permission, from IEEE Transactions on 
Magnetics. 
Co2FeSi could not be formed for Si-based LSV devices 19). 
In future, we will select highly spin-polarized Heusler 
alloys having a small lattice mismatch for MgO. 
  Finally, we will comment on the importance of 
reducing the interface resistance between the 
ferromagnetic electrodes and Si. Fig. 10 shows the 
dependence of the interface resistance on MR ratio 
estimated from the Eq. (2) 6,30,37-38), together with the 
maximum data we presented. When the spin 
injection/detection efficiency P is enhanced, one can 
clearly see the improvement of MR ratio. However, we 
have used a MgO tunnel barrier between a ferromagnet 
and Si. As a result, the interface resistance is so high, 
leading to the suppression of the MR ratio because of the 
large RP in the devices. For realizing the MR ratio of 
~100%, it is also important to reduce the interface 
resistance in addition to the enhancement of the spin 
injection/detection efficiency, as shown in Fig. 10. 
Regarding this point, we will use ferromagnet/Si 
Schottky tunnel contacts without using MgO. Recently, 
Co-based Heusler alloy/Ge Schottky tunnel contacts with 
a low contact resistance of less than 0.5 kΩ µm2 were 
simultaneously demonstrated for Ge-based LSV devices.  
56) In future, we should also explore Co-based Heusler 
alloy/Si Schottky tunnel contacts for high MR ratios in 
Si-based LSV devices. 
  After achieving the above three improvements, 
suppression of the room-temperature spin relaxation, 
enhancement in the spin injection/detection efficiency, 
and reduction in the interface resistance, a high MR ratio 
of 100% in Si-based LSV devices can be obtained for high-
performance Si spin-MOSFETs. Therefore, we will 
further explore the developments of the optimum Si 
channel and spin injector/detector contacts in future. 
 
4. Conclusion 
  Because of two functionalities, i.e., the nonvolatile 
memory and the logic element, Si spin-MOSFET with a 
MR ratio of 100% is one of the key spintronics devices for 
low-power-consumption Si LSI. This paper has 
introduced ou r recent progress of the development for Si 
spin-MOSFETs on the basis of electrical spin injection, 
spin transport, and spin detection in Si-based LSV 
devices. First, by using n+-Si spin-transport layers with a 
small cross-sectional area of ~0.3 μm2, we observed 50-
fold the magnitude of four-terminal NL 
magnetoresistance signals and NL Hanle signals at room 
temperature in the previous work 9). By analyzing these 
spin signals, we were able to estimate the reliable spin 
diffusion length and spin relaxation time of n+-Si at room 
temperature. Next, we clarified that the inter-valley 
spin-flip scattering is the dominant spin relaxation 
mechanism in n+-Si at room temperature. Furthermore, 
we found the crystal orientation effect on spin 
injection/detection efficiency in n+-Si and discussed the 
possible origins. From these experiments, we 
demonstrated a room-temperature MR ratio of 0.06%, 
twice as large as that in the previous work 32). To obtain 
a high MR ratio of 100% in Si-based LSV devices for high-
performance Si spin-MOSFETs, suppression of the room-
temperature spin relaxation, enhancement in the spin 
injection/detection efficiency, and reduction in the 
interface resistance should be further explored. 
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